The output pin logic levels for JK and D-type flip-flops are determined by the value of the input pins on the clock transition (and by the control pins). The RS flip-flop is a simple latch with set and reset control pins.